The wallet atomic Diaries
The memory controller is just accountable for ensuring that that memory & cache on various processors stays consistent - if you write to memory on CPU1, CPU2 will not likely be able to read another thing from its cache. It isn't really its accountability to ensure that they're both of those seeking to manipulate exactly the same data. There are a f